Yongqi Zhuo and Claude Fable 5
c2d847f497
[BugFix][CUDA] Advance tcgen05 ld/st segment pointers in b32 columns ( #2952 )
...
The multi-segment recursion in tcgen05_{ld,st}_core advanced the
register pointer in dst_t/src_t elements while segment lengths count
b32 columns, so a 16-bit copy whose column count is not a power of two
(e.g. 48 columns = one x32 + one x16 segment) accessed the tail
segments' registers at half the intended offset -- a silent
miscompilation. Advance the pointer in b32 units instead.
Add asymmetric whole-store/whole-load roundtrips at (128, 96) bf16: a
symmetric roundtrip cancels the unit error, so exactly one side is
split into power-of-two (single-segment) slices, catching each
direction independently.
Co-authored-by: Claude Fable 5 <noreply@anthropic.com >
2026-08-13 13:35:42 +08:00
..
2026-08-04 18:22:40 +08:00
2025-12-12 17:22:18 +08:00
2026-04-20 16:35:43 +08:00
2026-07-22 15:42:39 +08:00
2026-01-06 02:18:29 +08:00
2026-04-07 23:54:55 +08:00
2026-03-27 11:17:21 +08:00
2026-08-07 15:07:26 +08:00
2026-01-06 02:18:29 +08:00
2026-04-07 23:54:55 +08:00
2026-04-07 23:54:55 +08:00
2026-07-14 12:24:26 +08:00
2026-03-06 17:35:16 +08:00
2026-07-30 14:26:21 +08:00
2026-08-11 16:58:33 +08:00
2026-02-09 17:30:22 +08:00
2026-07-02 17:29:54 +08:00
2026-04-07 23:54:55 +08:00
2025-12-17 14:41:25 +08:00
2026-06-23 14:40:11 +08:00
2026-06-12 17:14:02 +08:00
2026-04-07 23:54:55 +08:00
2026-01-04 15:45:38 +08:00
2026-08-11 15:39:40 +08:00
2026-08-05 12:57:23 +08:00
2026-08-11 10:47:08 +08:00
2026-06-04 14:14:14 +08:00
2026-08-04 18:22:40 +08:00
2026-07-28 17:18:25 +08:00
2026-07-30 14:22:27 +08:00
2026-08-04 18:22:40 +08:00
2026-08-07 15:07:26 +08:00
2026-08-11 10:47:08 +08:00
2026-06-09 00:35:07 +08:00
2026-04-13 12:42:44 +08:00
2026-07-15 17:37:20 +08:00
2026-05-06 23:08:24 +08:00
2025-12-17 14:41:25 +08:00
2026-03-12 17:21:01 +08:00
2026-07-13 17:29:01 +08:00
2026-02-02 18:47:18 +08:00
2026-07-02 17:29:54 +08:00
2026-04-07 23:54:55 +08:00
2026-06-12 17:35:42 +08:00
2026-04-07 23:54:55 +08:00
2026-04-13 12:42:44 +08:00
2025-12-17 14:41:25 +08:00
2026-07-30 18:10:10 +08:00
2026-03-18 13:08:30 +08:00
2026-06-09 00:35:07 +08:00
2026-04-07 23:54:55 +08:00
2026-07-29 20:35:07 +08:00
2026-07-07 14:41:03 +08:00
2026-07-28 16:04:07 +08:00
2026-08-07 15:07:26 +08:00
2026-05-08 17:11:34 +08:00
2026-08-11 15:39:40 +08:00
2026-07-22 17:12:20 +08:00
2026-04-17 16:48:28 +08:00
2026-07-28 13:46:14 +08:00
2026-04-14 15:54:28 +08:00
2026-05-18 14:50:43 +08:00
2026-08-11 15:35:15 +08:00
2026-08-13 13:01:51 +08:00
2026-07-29 13:07:28 +08:00
2025-12-17 14:41:25 +08:00
2026-07-08 14:34:55 +08:00
2026-08-04 18:22:40 +08:00
2026-08-11 20:12:38 +08:00
2026-05-31 03:51:36 +08:00
2026-05-31 03:51:36 +08:00
2026-08-13 13:35:42 +08:00
2026-05-06 23:08:24 +08:00
2026-01-12 22:33:17 +08:00
2026-08-07 15:07:26 +08:00
2026-08-11 12:19:53 +08:00
2026-06-29 16:00:57 +08:00
2026-08-13 13:01:51 +08:00
2026-07-29 16:39:26 +08:00
2026-05-20 15:38:13 +08:00
2026-07-29 13:33:48 +08:00
2026-08-04 11:26:00 +08:00
2026-08-10 16:08:38 +08:00