wcxandLeiWang1999 8cdd4d62f3 [BugFix] Prevent partial 1-D TMA stores from bypassing bounds checks (#2716) ...

* [BugFix] Prevent partial 1-D TMA stores from bypassing bounds checks

Signed-off-by: UnsettingGalaxy <chenxuw641@gmail.com>

* [BugFix] Prevent partial 1-D TMA stores from bypassing bounds checks

Signed-off-by: UnsettingGalaxy <chenxuw641@gmail.com>

* [BugFix] Derive TMA copy bounds during selection

Remove buffer_oob from generic layout inference arguments and derive copy-region containment from the active analyzer in both inference and lowering. Use descriptor TMA for partial tiles and add rank-1 tail regression coverage.

---------

Signed-off-by: UnsettingGalaxy <chenxuw641@gmail.com>
Co-authored-by: LeiWang1999 <leiwang1999@outlook.com>

2026-07-20 19:42:49 +08:00

..

amd

[BugFix] Implement atomic load and store for HIP (#2711)

2026-07-20 13:36:00 +08:00

analysis

[Refactor][Pipeline] Run pipeline rewriting before layout inference and stabilize tiled WS (#2002)

2026-04-07 23:54:55 +08:00

arith

[TIR][IR] Update to use tirx (#2216)

2026-05-20 15:38:13 +08:00

autotune

[BugFix] Fix segfault when tunable params default to None (#2657)

2026-07-14 14:11:20 +08:00

cache

[CUDA][Cache] Include compile options in binary cache key (#2532)

2026-07-07 00:09:22 +08:00

carver

[BugFix] Fix IntrinInfo repr (#2175)

2026-05-22 16:16:50 +08:00

components

[Feature] Add compiler pass timing profiling (#2622)

2026-07-16 21:36:07 +08:00

cpu

[Transform] Materialize kernel launch per backend (#2387)

2026-06-12 17:14:02 +08:00

cuda

[CUDA] Support fp32x2 ops as reducers (#2637)

2026-07-12 21:47:32 +08:00

debug

[Feature] Add compiler pass timing profiling (#2622)

2026-07-16 21:36:07 +08:00

fastmath

[TIR][IR] Update to use tirx (#2216)

2026-05-20 15:38:13 +08:00

issue

[BugFix] Prevent partial 1-D TMA stores from bypassing bounds checks (#2716)

2026-07-20 19:42:49 +08:00

jit

[JIT][TVM-FFI] Reuse executable across kernel launches (#2686)

2026-07-16 17:54:03 +08:00

kernel

[Backend] Support TMA lowering for arbitrary (swizzled) SMEM layout (#2380)

2026-06-18 18:42:01 +08:00

language

[Enhancement] Add local buffer reduction lowering (#2693)

2026-07-20 17:49:14 +08:00

layout

[Transform][Layout] Avoid thread-indexed replicated fragment readback (#2514)

2026-07-03 14:52:24 +08:00

llvm

[BugFix] Fix llvm auto backend resolution (#2519)

2026-07-06 10:55:13 +08:00

math

[Feature] Expose multiple CUDA intrinsics (#2473)

2026-07-02 17:29:54 +08:00

metal

[BugFix] Fix packed vector type printing for bfloat16 with metal codegen (#2437)

2026-06-23 13:32:11 +08:00

profiler

[tilelang] Fix CUPTI cache flush filtering (#2244)

2026-05-22 16:15:53 +08:00

quantize

[BugFix] Decode FP8 E4M3 special encodings correctly (#2710)

2026-07-20 14:06:46 +08:00

runtime

[TIR][IR] Update to use tirx (#2216)

2026-05-20 15:38:13 +08:00

target

[Env] Require JSON for default target config (#2491)

2026-06-30 13:27:34 +08:00

tilelibrary

[Backend] Refactor gemm_sp (#2048)

2026-05-19 13:33:41 +08:00

tools

[Feature] Support iket profiler for CUDA backend (#2515)

2026-07-12 20:03:30 +08:00

transform

[BugFix][WS] Fix pipeline replacement under persistent T.serial (#2674)

2026-07-20 18:53:13 +08:00

utils

[BugFix] Fix sparse int8 default metadata dtype (#2229)

2026-05-21 11:05:10 +08:00

webgpu

[Enhancement] Update examples and tests for improved type handling functionality (#1448)

2025-12-17 14:41:25 +08:00

test_version_provider.py

[Build] Fix sdist version metadata (#2374)

2026-06-11 20:40:16 +08:00