mirror of
https://github.com/NVIDIA/Model-Optimizer.git
synced 2026-10-02 03:14:52 +08:00
### What does this PR do? Type of change: new feature <!-- Use one of the following: Bug fix, new feature, new example, new tests, documentation. --> - Add Conv3D implicit GEMM kernel with BF16 WMMA tensor cores and fused NVFP4 activation quantization for video diffusion VAE layers - Integrate into _QuantConv3d via QuantModuleRegistry — automatically dispatched when NVFP4 quantization is applied to nn.Conv3d - Move kernel from `experimental/conv/ to modelopt/torch/kernels/conv/`; move tests to `tests/gpu/torch/quantization/kernels/` ### Testing <!-- Mention how have you tested your change if applicable. --> - Added test cases to measure the difference between cuDNN and our CUDA implicit GEMM kernel - Added an NVFP4 fake quantization test using CUDA code ### Before your PR is "*Ready for review*" Make sure you read and follow [Contributor guidelines](https://github.com/NVIDIA/Model-Optimizer/blob/main/CONTRIBUTING.md) and your commits are signed (`git commit -s -S`). Make sure you read and follow the [Security Best Practices](https://github.com/NVIDIA/Model-Optimizer/blob/main/SECURITY.md#security-coding-practices-for-contributors) (e.g. avoiding hardcoded `trust_remote_code=True`, `torch.load(..., weights_only=False)`, `pickle`, etc.). - Is this change backward compatible?: ✅ <!--- If ❌, explain why. --> - If you copied code from any other sources or added a new PIP dependency, did you follow guidance in `CONTRIBUTING.md`: ✅ <!--- Mandatory --> - Did you write any new necessary tests?: ✅ <!--- Mandatory for new features or examples. --> - Did you update [Changelog](https://github.com/NVIDIA/Model-Optimizer/blob/main/CHANGELOG.rst)?: ✅ <!--- Only for new features, API changes, critical bug fixes or backward incompatible changes. --> ### Additional Information <!-- E.g. related issue. --> <!-- This is an auto-generated comment: release notes by coderabbit.ai --> ## Summary by CodeRabbit * **New Features** * Per-backbone quantization/export in a single run with per-backbone checkpoints and backbone-aware quant filters * Configurable NVFP4 block-size via CLI/config; improved NVFP4 Conv3D inference path and Wan 2.2 quantization support * **Bug Fixes** * Video-model calibration now respects extra params and forces video decoding during calibration * **Documentation** * Added comprehensive Conv3D implicit‑GEMM kernel documentation; removed experimental Conv3D prototype docs/benchmark * **Tests** * New Wan 2.2 quantization/export tests and expanded Conv3D/FP4 kernel test coverage <!-- end of auto-generated comment: release notes by coderabbit.ai --> --------- Signed-off-by: Jingyu Xin <jingyux@nvidia.com>
201 lines
7.0 KiB
Python
201 lines
7.0 KiB
Python
# SPDX-FileCopyrightText: Copyright (c) 2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
|
|
"""Quantized convolution."""
|
|
|
|
import warnings
|
|
|
|
import torch.nn as nn
|
|
|
|
from modelopt.torch.quantization.src.conv.implicit_gemm_cuda import conv3d_implicit_gemm_cuda
|
|
|
|
from ... import tensor_quant
|
|
from .quant_module import QuantLinearConvBase, QuantModuleRegistry, _LegacyQuantLinearConvBaseMixin
|
|
|
|
__all__ = [
|
|
"Conv1d",
|
|
"Conv2d",
|
|
"Conv3d",
|
|
"ConvTranspose1d",
|
|
"ConvTranspose2d",
|
|
"ConvTranspose3d",
|
|
"QuantConv1d",
|
|
"QuantConv2d",
|
|
"QuantConv3d",
|
|
"QuantConvTranspose1d",
|
|
"QuantConvTranspose2d",
|
|
"QuantConvTranspose3d",
|
|
]
|
|
|
|
|
|
@QuantModuleRegistry.register({nn.Conv1d: "nn.Conv1d"})
|
|
class _QuantConv1d(QuantLinearConvBase):
|
|
"""Quantized 1D convolution."""
|
|
|
|
default_quant_desc_weight = tensor_quant.QUANT_DESC_8BIT_CONV1D_WEIGHT_PER_CHANNEL
|
|
|
|
|
|
class QuantConv1d(_LegacyQuantLinearConvBaseMixin, nn.Conv1d):
|
|
"""Quantized 1D convolution."""
|
|
|
|
default_quant_desc_weight = _QuantConv1d.default_quant_desc_weight
|
|
|
|
|
|
@QuantModuleRegistry.register({nn.Conv2d: "nn.Conv2d"})
|
|
class _QuantConv2d(QuantLinearConvBase):
|
|
"""Quantized 2D convolution."""
|
|
|
|
default_quant_desc_weight = tensor_quant.QUANT_DESC_8BIT_CONV2D_WEIGHT_PER_CHANNEL
|
|
|
|
|
|
class QuantConv2d(_LegacyQuantLinearConvBaseMixin, nn.Conv2d):
|
|
"""Quantized 2D convolution."""
|
|
|
|
default_quant_desc_weight = _QuantConv2d.default_quant_desc_weight
|
|
|
|
|
|
def _is_nvfp4_quantizer(quantizer) -> bool:
|
|
"""Check if a TensorQuantizer is configured for NVFP4 dynamic block quantization."""
|
|
return (
|
|
quantizer.num_bits == (2, 1)
|
|
and quantizer.block_sizes is not None
|
|
and quantizer.block_sizes.get("scale_bits") == (4, 3)
|
|
and quantizer.block_sizes.get("type") == "dynamic"
|
|
)
|
|
|
|
|
|
def _nvfp4_quantize_weight_along_k(weight, weight_quantizer):
|
|
"""Apply NVFP4 fake quantization to Conv3D weight along the GEMM K dimension."""
|
|
w_flat = weight.reshape(weight.shape[0], -1)
|
|
return weight_quantizer(w_flat).reshape_as(weight)
|
|
|
|
|
|
@QuantModuleRegistry.register({nn.Conv3d: "nn.Conv3d"})
|
|
class _QuantConv3d(QuantLinearConvBase):
|
|
"""Quantized 3D convolution.
|
|
|
|
For NVFP4, uses a fused implicit GEMM kernel with activation FP4 quantization
|
|
inside the kernel. For all other configs, the default cuDNN path is used.
|
|
"""
|
|
|
|
default_quant_desc_weight = tensor_quant.QUANT_DESC_8BIT_CONV3D_WEIGHT_PER_CHANNEL
|
|
|
|
def _should_use_implicit_gemm(self):
|
|
"""Check if both quantizers are NVFP4 and the implicit GEMM kernel is available."""
|
|
return (
|
|
hasattr(self, "input_quantizer")
|
|
and hasattr(self, "weight_quantizer")
|
|
and _is_nvfp4_quantizer(self.input_quantizer)
|
|
and _is_nvfp4_quantizer(self.weight_quantizer)
|
|
and self.groups == 1
|
|
)
|
|
|
|
def _implicit_gemm_forward(self, input):
|
|
"""Run NVFP4 implicit GEMM kernel. Input may already be padded."""
|
|
# _get_amax is an internal TensorQuantizer method with no public equivalent;
|
|
# block_sizes is a public property.
|
|
act_amax = self.input_quantizer._get_amax(input)
|
|
weight = _nvfp4_quantize_weight_along_k(self.weight, self.weight_quantizer)
|
|
fp4_block_size = self.input_quantizer.block_sizes.get(-1, 16)
|
|
|
|
output = conv3d_implicit_gemm_cuda(
|
|
input,
|
|
weight,
|
|
bias=self.bias,
|
|
stride=self.stride,
|
|
padding=self.padding,
|
|
dilation=self.dilation,
|
|
act_amax=act_amax,
|
|
quant_act=self.input_quantizer.is_enabled,
|
|
fp4_block_size=fp4_block_size,
|
|
)
|
|
return self.output_quantizer(output)
|
|
|
|
def forward(self, input, *args, **kwargs):
|
|
"""Forward with implicit GEMM for NVFP4, default path otherwise."""
|
|
if not self._should_use_implicit_gemm():
|
|
return super().forward(input, *args, **kwargs)
|
|
|
|
if self.training:
|
|
warnings.warn(
|
|
"Implicit GEMM Conv3D kernel is inference-only and does not support training. "
|
|
"Falling back to the default cuDNN quantization path, which could produce "
|
|
"different numerics.",
|
|
stacklevel=2,
|
|
)
|
|
return super().forward(input, *args, **kwargs)
|
|
|
|
# During calibration, only collect amax — use the faster cuDNN path.
|
|
# _if_calib/_if_quant are internal TensorQuantizer state with no public property;
|
|
# toggled via enable_calib()/disable_calib()/enable_quant()/disable_quant().
|
|
if self.input_quantizer._if_calib and not self.input_quantizer._if_quant:
|
|
return super().forward(input, *args, **kwargs)
|
|
|
|
return self._implicit_gemm_forward(input)
|
|
|
|
|
|
class QuantConv3d(_LegacyQuantLinearConvBaseMixin, nn.Conv3d):
|
|
"""Quantized 3D convolution."""
|
|
|
|
default_quant_desc_weight = _QuantConv3d.default_quant_desc_weight
|
|
|
|
|
|
@QuantModuleRegistry.register({nn.ConvTranspose1d: "nn.ConvTranspose1d"})
|
|
class _QuantConvTranspose1d(QuantLinearConvBase):
|
|
"""Quantized 1D transposed convolution."""
|
|
|
|
default_quant_desc_weight = tensor_quant.QUANT_DESC_8BIT_CONVTRANSPOSE1D_WEIGHT_PER_CHANNEL
|
|
|
|
|
|
class QuantConvTranspose1d(_LegacyQuantLinearConvBaseMixin, nn.ConvTranspose1d):
|
|
"""Quantized 1D transposed convolution."""
|
|
|
|
default_quant_desc_weight = _QuantConvTranspose1d.default_quant_desc_weight
|
|
|
|
|
|
@QuantModuleRegistry.register({nn.ConvTranspose2d: "nn.ConvTranspose2d"})
|
|
class _QuantConvTranspose2d(QuantLinearConvBase):
|
|
"""Quantized 2D transposed convolution."""
|
|
|
|
default_quant_desc_weight = tensor_quant.QUANT_DESC_8BIT_CONVTRANSPOSE2D_WEIGHT_PER_CHANNEL
|
|
|
|
|
|
class QuantConvTranspose2d(_LegacyQuantLinearConvBaseMixin, nn.ConvTranspose2d):
|
|
"""Quantized 2D transposed convolution."""
|
|
|
|
default_quant_desc_weight = _QuantConvTranspose2d.default_quant_desc_weight
|
|
|
|
|
|
@QuantModuleRegistry.register({nn.ConvTranspose3d: "nn.ConvTranspose3d"})
|
|
class _QuantConvTranspose3d(QuantLinearConvBase):
|
|
"""Quantized 3D transposed convolution."""
|
|
|
|
default_quant_desc_weight = tensor_quant.QUANT_DESC_8BIT_CONVTRANSPOSE3D_WEIGHT_PER_CHANNEL
|
|
|
|
|
|
class QuantConvTranspose3d(_LegacyQuantLinearConvBaseMixin, nn.ConvTranspose3d):
|
|
"""Quantized 3D transposed convolution."""
|
|
|
|
default_quant_desc_weight = _QuantConvTranspose3d.default_quant_desc_weight
|
|
|
|
|
|
# Define alias with Quant prefix
|
|
Conv1d = QuantConv1d
|
|
Conv2d = QuantConv2d
|
|
Conv3d = QuantConv3d
|
|
ConvTranspose1d = QuantConvTranspose1d
|
|
ConvTranspose2d = QuantConvTranspose2d
|
|
ConvTranspose3d = QuantConvTranspose3d
|